

03/30/00
Jc688 U.S. PTO

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

PATENT APPLICATION TRANSMITTAL LETTER

Att'y Dkt no.:

2207/8756

Assistant Commissioner for Patents
Washington D.C. 20231

Transmitted herewith for filing is the patent application of

Inventors: Albert R. NELSON

For: **LOW PIN COUNT (LPC) FIRMWARE HUB RECOVERY**

Enclosed are:

1. 7 sheets of specification, 3 sheet of claims, 1 sheet of abstract; and 3 sheets of formal drawing;

The filing fee has been calculated as shown below:

	NUMBER FILED	NUMBER EXTRA*	RATE (\$)	FEE (\$)
BASIC FEE			690.00	690.00
TOTAL CLAIMS	15 - 20 =	0	18.00	
INDEPENDENT CLAIMS	3 - 3 =	0	78.00	
MULTIPLE DEPENDENT CLAIMS PRESENT				
FEE FOR RECORDATION OF ASSIGNMENT			40.00	40.00
*Number extra must be zero or larger			TOTAL	\$730.00
If applicant is a small entity under 37 CFR §§ 1.9 and 1.27, then divide total fee by 2, and enter amount here				

- The Office is authorized to charge the filing fee of \$730.00 to Deposit Account No. 11-0600. A duplicate copy of this paper is enclosed for that purpose.
- Please direct all correspondence to Sterlon R. Mason, Kenyon & Kenyon, Suite 700, 1500 K Street, NW, Washington, D.C. 20005, Telephone Number (202) 220-4240.
- An Executed Declaration and Assignment are filed concurrently herewith.

Dated: March 20, 2000

Sterlon R. Mason (Registration No. 41,179)

KENYON & KENYON
Suite 700
1500 K Street, NW
Washington, DC 20005
Phone: (202) 220-4200
Fax: (202) 220-4201

323714

FILED
MAR 30 2000
PTO

03/30/00

09539517-033000

UNITED STATES PATENT APPLICATION
FOR

LOW PIN COUNT (LPC) FIRMWARE HUB RECOVERY

INVENTOR:

ALBERT R. NELSON

PREPARED BY:

KENYON & KENYON
1500 K STREET, N.W.
WASHINGTON, D.C. 20005

(202) 220-4200

LOW PIN COUNT (LPC) FIRMWARE HUB RECOVERY**FIELD OF THE INVENTION**

Embodiments of the present invention provide a method and apparatus for firmware hub programming on a circuit board. More particularly, embodiments of the present invention provide methods and apparatus for low pin count (LPC) firmware hub recovery on a circuit board via a firmware hub recovery module.

BACKGROUND OF THE INVENTION

Conventional computer systems include a variety of peripheral and memory devices that communicate with the systems' central processing unit (CPU) or chip-set processor via an Industry Standard Architecture (ISA) bus or an Expansion bus (X-bus). The CPU or chip-set processor includes a large amount of pins (e.g., approximately 50-70) and associated circuitry to support the ISA bus or X-bus signals that are used to interface the CPU or chip-set processor with the peripheral devices including input/output(I/O) or I/O controllers, floppy disk controller, keyboard controllers, and memory devices such as non-volatile memory devices that store, for example basis input-output system (BIOS) information.

The large number of pins needed to support the ISA bus and X-bus standards generally increase the overall system cost. For example, larger packages are required for a CPU or chip-set. The development of the low pin count (LPC) bus has obviated to some extent the problem mentioned above. The LPC bus includes general purpose signal lines that carry substantially all time-multiplexed address, data and control information to implement memory, I/O, and bus transactions between the CPU and other system devices.

Presently, there are no other peripheral components that are connected to the LPC bus because the LPC bus is designed to be a "local bus" servicing the chip-set. The LPC bus does not provide for expandability for add-on features like that provided for by a Peripheral Component Interconnect (PCI) (e.g., PCI Local Bus Specification, version 2.1, a copy of which may be obtained from the PCI Special Interest Group) bus for example. In general the LPC bus may be limited to being coupled to a system bus interface controller and one or more memory devices. As used herein, the term "firmware hub" refers to the memory devices coupled to a LPC bus.

The firmware in the firmware hub is a computer program including a series of instructions or statements arranged in a specific sequence and written in a language executable by the processor of the computing device to achieve a certain result.

Firmware, as used herein, refers to those computer programs whose instructions and/or data are stored and maintained permanently in the computing device without the need for the continued application of power. One such computer program is the basic input/output system (BIOS). These computer programs, like the BIOS are typically stored in non-volatile read only memory (ROM), programmable read only memory (PROM) or erasable programmable read only memory (EPROM). Use of a non-volatile memory obviates the need to reload the programming into the computing device in the event of a power loss or turn-off.

Erasable programmable read only memory (EEPROM) does not require replacing memory chips storing firmware when programming corrections or upgrades are required. The EEPROM includes a read only memory device whose individual data storage locations (addresses) are erasable and can be reprogrammed by applying certain electrical signals to the chip. New firmware can thus be stored in the chip without removing the chip from the computing device. However, in situations where the computing device's firmware has been

corrupted to an extent that the computing device is unable to boot-up, the above mentioned method of supplying new firmware is not available. In these cases, there is no other solution but to replace the firmware chip.

In view of the foregoing, it can be appreciated that a substantial need exists for a method and apparatus for low pin count firmware hub recovery.

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the present invention will become apparent from the following detailed description in combination with the figures listed below.

FIG. 1 is a block diagram of an circuit board including a low pin count (LPC) bus according to an embodiment of the present invention.

FIG. 2 is a block diagram of a firmware hub updating module according to an embodiment of the present invention.

FIG. 3 is a flow diagram illustrating a method for low pin count (LPC) firmware hub recovery in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION

Embodiments of methods and systems for low pin count (LPC) firmware hub recovery using a firmware hub recovery module.

In the following description, for purposes of explanation, numerous specific details are set forth to provide a thorough understanding of the present invention. It will be appreciated, however, by one skilled in the art that the present invention may be practiced without these specific details. In other instances, structures and devices are shown in block diagram form. Furthermore, one skilled in the art can readily appreciate that the specific

sequence in which methods are presented and performed are illustrative and it is contemplated that the sequences can be varied and still remain within the spirit and scope of the present invention.

FIG. 1 illustrates a block diagram of a computer system's circuit board 27 including a low pin count (LPC) bus 39 according to an embodiment of the present invention. Circuit board 27 may be a mother board and typically includes a processor such as a central processing unit or CPU 20. The CPU is the "brains" or "engine" of the computer system responsible for overseeing all execution of operations in the computer. Motherboard 27 also includes CPU interface logic 21, coupled to CPU 20 and interfacing CPU 20 with other circuit components such as a system bus interface controller 33 and main memory 26. As shown, system bus interface controller 33 may be any type of expansion bus controller such as a PCI bus or peripheral bus I/O controller. System bus interface controller 33 is coupled to CPU interface logic 21 and is coupled to peripheral connectors 25 via expansion bus 38. A bus that complies with a Peripheral Component Interconnect (PCI) standard (e.g., PCI Local Bus Specification, version 2.1, a copy of which may be obtained from the PCI Special Interest Group) is an example of such an expansion bus. Main memory 26 may include random access memory (RAM) 28 and read only memory (ROM) 30 which coupled to CPU interface logic 21.

Also included on motherboard 27 is a header connector 40 and a jumper 41. Header connector 40 is an internal connector soldered to motherboard used to connect a firmware hub recovery module to the motherboard. Jumper 41 may be a strapping jumper for setting an identification (ID) for a Basic Input Output System (BIOS) firmware hub 24 as described in detail below.

Firmware hub 24 includes a collection of software routines and functions that communicate directly with the hardware of motherboard 27. The BIOS of firmware hub 24 includes code that performs a limited diagnostic of the computer system during the power-on stage know as the "Power On Self Test (POST)." When power is applied to the computer system, BIOS firmware is executed by the CPU 20 before the computer system's operating system is activated. Firmware hub 24 further includes ID pins which require configuration to have CPU 20 recognize it as the booting firmware hub. Strapping jumper 41 is added to the motherboard to allow the ID for the booting firmware hub to changed. This enables an alternative firmware hub, beside firmware hub 24, to be recognized by the CPU as the booting firmware hub, by simply moving the strapping jumper 41 from one location to another location. In the event the firmware located on firmware hub 24 has become corrupted, strapping jumper 24 can be moved such that another firmware hub can be recognized as the booting firmware. According to an embodiment of the present invention and described in detail below, firmware hub 24 can be reprogrammed by a firmware hub recovery module.

Referring back to FIG. 1, the hardware components of motherboard 27 communicate along data pathway or busses 35, 36, 37, 38 and 39 which is included on motherboard 27 which houses the CPU 20, main memory 26, and other components including BIOS firmware chip 24 and bus and I/O controller 33. Several types of busses shown in FIG. 1 may include for example, CPU Interface Busses, Memory Interface Busses, System Expansion Busses and Industry Standard Architecture (ISA) Buses.

FIG. 2 is a block diagram of a firmware hub recovery module according to an embodiment of the present invention. Firmware hub recovery module 50 may be implemented as an external card coupled to header connector 40 which communicates with

LPC bus 39 on motherboard 27. According to an embodiment of the present invention, firmware hub recovery module requires no external connections via cable, etc. All necessary signals are presented on the LPC bus 39. Firmware hub recovery module 50 includes firmware hub module 51 and a connector 52. Connector 52 is plugged into connector 40 on motherboard 27 to connect the module with the motherboard. Firmware hub module 51 may be stored on an erasable programmable read only memory (EPROM).

Firmware hub module 51 is powered by motherboard 27 through connectors 40 and 52 as shown by power line 53, and communicates with the other system components of motherboard 27 via LPC bus 39. Firmware hub module 51 provides firmware so that CPU 20 can perform various functions of compensating for an inadequate BIOS found on firmware hub 24. Such functions may include booting operations, system diagnostics and system reprogramming.

By way of further illustration, FIG. 3 illustrates a method for a low pin count (LPC) firmware hub recovery that may be implemented using the structures described with reference to the embodiments in FIGs. 1-2. In accordance with this embodiment, the firmware hub recovery module 50 is coupled to the motherboard 27 by mating connector 52 of the recovery module with header connector 40 of the motherboard (Step 100). This coupling provides an electrical as well as a mechanical connection between firmware hub recovery module 50 and motherboard 27 such that power will be supplied to the recovery module 50 and information will be transmitted to and from the motherboard 27 and firmware hub recovery module 50. Strapping jumper 41 is moved from one pin location to another pin location such that firmware hub 24 is no longer recognized as the booting firmware hub. Instead, firmware hub recovery module 50, once connected to motherboard 27, is now recognized as the booting firmware hub (Step 200). The computer system is then powered on (Step 300). The CPU

sends out an ID for the booting firmware hub. Since strapping jumper 41 changed the booting firmware hub ID from firmware hub 24 to firmware hub recovery module 50, the system is booted by firmware hub module 51 on the recovery module 50. After the computer has been booted up, the firmware hub module 51 is used along with CPU to reprogram the firmware hub 24 on the motherboard (Step 400). After the firmware hub has been reprogrammed, the computer system is powered off and jumper 41 is moved back to its original pin position, assigning firmware hub 24 as the booting firmware hub (Step 500). Thus, the next time the computer system is powered on, firmware hub 24 is used for the booting process.

In the foregoing, detailed descriptions of the apparatus accordance with embodiments of the present invention have been described with reference to specific exemplary embodiments. Accordingly, the present specification and figures are to be regarded as illustrative rather than restrictive. Moreover, although software or hardware are described to control the certain functions, such functions may be performed using either software, hardware, or a combination of software and hardware, as is well know in the art.

What is claimed is:

1 1. A method for low pin count firmware hub recovery on a circuit board of a computer
2 system having a firmware hub comprising:

3 coupling a firmware hub recovery module having a firmware program to said circuit
4 board;

5 establishing communication between a central processing unit (CPU) and the
6 firmware hub recovery module via a low pin count (LPC) bus; and
7 booting the computer.

1 2. The method for low pin count firmware hub updating according to claim 1 further
2 comprising reprogramming said firmware hub.

1 3. The method for low pin count firmware hub updating according to claim 1,
2 wherein said establish communication between the central processing unit (CPU) and the
3 firmware hub recovery module includes assigning said firmware hub recovery module as a
4 firmware booting program.

1 4. The method for low pin count firmware hub recovery according to claim 1,
2 wherein said reprogramming said firmware hub includes reading the firmware hub recovery
3 module firmware program and writing the firmware hub recovery module firmware program
4 into the firmware hub to replace a program in said firmware hub.
5

1 5. The method for low pin count firmware hub recovery according to claim 1, further
2 comprising powering said computer system before reprogramming said firmware hub.

1 6. The method for low pin count firmware hub recovery according to claim 3, further
2 comprising reassigning said firmware hub as the firmware booting hub after said firmware
3 hub has been reprogrammed.

1 7. The method for low pin count firmware hub recovery according to claim 1 further
2 comprising supplying power to said firmware hub recovery module by said circuit board.

1 8. A low pin count firmware hub recovery system for a circuit board of a computer
2 system having a firmware hub comprising:
3 a connector for coupling a firmware hub recovery module to said circuit board;
4 a central processing unit (CPU) communicating with said firmware hub recovery
5 module via a low pin count (LPC) bus; and
6 a jumper for enabling said firmware hub recovery module as a booting firmware hub.

1 9. The low pin count firmware hub recovery system according to claim 8, further
2 comprising firmware programming located on said firmware hub recovery module for
3 reprogramming said firmware hub.

1 10. The low pin count firmware hub recovery system according to claim 8, further
2 comprising a power supply to supply power to said circuit board.

1 11. The low pin count firmware hub recovery system according to claim 10, wherein
2 power is supplied to said firmware hub recovery module by said circuit board.

1 12. The low pin count firmware hub recovery system according to claim 8, wherein
2 said firmware hub recovery module includes an erasable programmable read only memory
3 (EPROM).

1 13. The low pin count firmware hub recovery system according to claim 8, wherein
2 said jumper is a strapping jumper.

1 14. A firmware hub recovery module for a circuit board of a computer system having
2 a firmware hub comprising:
3 a connector for coupling said firmware hub recovery module to said circuit board; and
4 a firmware hub module communicating with a central processing unit (CPU) via a low
5 pin count (LPC) bus, such that said firmware hub module is capable of functioning as a
6 booting firmware hub.


1 15. The firmware hub recovery module according to claim 14, wherein said firmware
2 hub recovery module is powered by said circuit board.

ABSTRACT OF THE DISCLOSURE

A method and apparatus for low pin count firmware hub recovery on a circuit board having a firmware hub includes coupling a firmware hub recovery module having a firmware program onto the circuit board, establishing communication between a central processing unit (CPU) and the firmware hub recovery module, and reprogramming the firmware hub by the firmware program.


FIG 1

29



000000 21562560

FIG. 3



DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

LOW PIN COUNT (LPC) FIRMWARE HUB RECOVERY

the specification of which is attached hereto unless the following is entered:

was filed on	as United States Application Number or PCT International Application Number	and was amended on (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56.

PRIOR FOREIGN APPLICATION(S)

I hereby claim foreign priority benefits under 35 USC §119(a-d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application(s) for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

Application Number	Country	Filing Date (day/month/year)	Priority Not Claimed

PROVISIONAL APPLICATION(S)

I hereby claim the benefit under 35 USC §119(e) of any United States provisional application(s) listed below:

Application Number	Filing Date

PRIOR UNITED STATES APPLICATION(S)

I hereby claim the benefit under 35 USC §120 of any United States application(s), or §365© of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 USC §112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

Application Number	Filing Date	Status (patented, pending, abandoned)

POWER OF ATTORNEY

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Paul H. Heller (Reg. No. 21,074); John C. Altmiller (Reg. No. 25,951); Felix L. D'Arienzo, Jr. (Reg. No. 27,631); Shawn W. O'Dowd (Reg. No. 34,687) of KENYON & KENYON with offices located at 1500 "K" Street NW, Suite 700, Washington, DC, 20005-1257, telephone (202) 220-4200, and at 333 W. San Carlos Street, Suite 600, San Jose, CA, 95110-2711, telephone (408) 975-7500;

and James E. Jacobson, Jr. (Reg. No. 31,626); Thomas C. Reynolds (Reg. No. 32,468); Raymond J. Werner (Reg. No. 34,752); Richard C. Calderwood (Reg. No. 35,468); Joseph R. Bond (Reg. No. 36,458); Naomi Obinata (Reg. No. 39,320) of INTEL CORPORATION.

2

PATENT**Docket No. 2207/8756****DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)****Direct telephone calls to:**

Sterion R. Mason

Send correspondence to:John C. Altmiller
KENYON & KENYON
333 W. San Carlos, Street, Suite 600
San Jose, CA 95110-2711

I hereby declare that all statements made herein of my own knowledge are true and all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and that such willful statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of first or sole inventor	Last Name NELSON	First Name Albert	Middle Name Rudy
Residence 4428 30 th Avenue NE	City Olympia	State or Country Washington	Country of Citizenship USA
Post Office Address Same	Street	City	State or Country & Zip Code
Signature <i>Albert R. Nelson</i>		Date 3/30/2000	
Full name of second inventor	Last Name	First Name	Middle Name
Residence	City	State or Country	Country of Citizenship
Post Office Address	Street	City	State or Country & Zip Code
Signature		Date	
Full name third inventor	Last Name	First Name	Middle Name
Residence	City	State or Country	Country of Citizenship
Post Office Address	Street	City	State or Country & Zip Code
Signature		Date	
Full name fourth inventor	Last Name	First Name	Middle Name
Residence	City	State or Country	Country of Citizenship
Post Office Address	Street	City	State or Country & Zip Code
Signature		Date	

323848